jappel/leistungsbilanz-ts
0
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Complete protected circuit group phase

Browse Source
This commit is contained in:
Julian Appel
2026-07-31 08:59:12 +02:00
parent 2d97fafce9
commit 4a859f31b8
2 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
docs/spec/08-current-product-backlog.md
+1 -1
View File
@@ -44,7 +44,7 @@ requirements and intended sequencing, not proof of implementation.
- [x] Single-circuit moves between same-category groups with automatic next-free BMK assignment.
- [x] Populated-group delete warning and explicit subtree deletion.
- [x] Phase E: editor projection and editing.
- [ ] Phase F: documentation and full GUI verification.
- [x] Phase F: documentation and full GUI verification.
- [ ] Keep full electrical sizing and cable-dimensioning rules separate until
the planner supplies the calculation requirements.
- Detailed specification: