Logo
Explore Help
Sign In
jappel/leistungsbilanz-ts
0
0
Fork 0
You've already forked leistungsbilanz-ts
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
e702712bd8bf075a4f97984af8a8743ec66b1b2c
leistungsbilanz-ts/docs/spec
T
History
jappel e702712bd8 Add circuit group reordering
2026-07-30 19:49:27 +02:00
..
01-domain-context.md
specs for rewrite
2026-05-03 19:15:46 +02:00
02-functional-requirements.md
specs for rewrite
2026-05-03 19:15:46 +02:00
03-data-model-concept.md
Prepare circuits for future sizing
2026-07-22 20:53:04 +02:00
04-ui-interaction-requirements.md
Translate remaining frontend
2026-07-22 23:25:53 +02:00
05-linked-devices-and-sync.md
specs for rewrite
2026-05-03 19:15:46 +02:00
06-future-sizing-and-calculations.md
specs for rewrite
2026-05-03 19:15:46 +02:00
07-implementation-phases-todo.md
Specify protected circuit groups
2026-07-30 18:52:26 +02:00
08-current-product-backlog.md
Add circuit group reordering
2026-07-30 19:49:27 +02:00
09-distribution-board-components-and-protection-groups.md
Add circuit group reordering
2026-07-30 19:49:27 +02:00
Powered by Gitea Version: 1.26.1 Page: 36ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API