jappel/leistungsbilanz-ts
0
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Specify protected circuit groups

Browse Source
This commit is contained in:
Julian Appel
2026-07-30 18:52:26 +02:00
parent cfd4778305
commit a72d2c76e0
5 changed files with 686 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
docs/revit-requirements-llm-context.md
+1 -1
View File
@@ -264,6 +264,6 @@ nur Architekturvorschläge des LLM sind.
- `docs/spec/03-data-model-concept.md` – Datenmodellkonzept
- `docs/spec/05-linked-devices-and-sync.md` – Regeln für Projektgeräte und
kontrollierte Synchronisierung
- `docs/spec/07-implementation-phases-todo.md` – Roadmap, insbesondere Phase 13
- `docs/spec/07-implementation-phases-todo.md` – Roadmap, insbesondere Phase 14
- `docs/circuit-list-editor-known-limitations.md` – noch nicht implementierte
Funktionen